SCIENTIFIC REPORTS

OPEN

Received: 28 June 2016 Accepted: 20 April 2017 Published online: 01 June 2017

Integrated fiber optical receiver reducing the gap to the quantum limit

Horst Zimmermann, Bernhard Steindl, Michael Hofbauer & Reinhard Enne

Experimental results of a single-photon avalanche diode (SPAD) based optical fiber receiver integrated in 0.35 μ m PIN-photodiode CMOS technology are presented. To cope with the parasitic effects of SPADs an array of four receivers is implemented. The SPADs consist of a multiplication zone and a separate thick absorption zone to achieve a high photon detection probability (PDP). In addition cascoded quenchers allow to use a quenching voltage of twice the usual supply voltage, i.e. 6.6V instead of 3.3V, in order to increase the PDP further. Measurements result in sensitivities of -55.7 dBm at a data rate of 50 Mbit/s and -51.6 dBm at 100 Mbit/s for a wavelength of 635 nm and a bit-error ratio of 2×10^{-3} , which is sufficient to perform error correction. These sensitivities are better than those of linear-mode APD receivers integrated in the same CMOS technology. These results are a major advance towards direct detection optical receivers working close to the quantum limit.

Optical receivers implementing PIN and linear-mode avalanche photodiodes (APDs) are very mature even as optoelectronic integrated circuits (OEICs). Due to electronic noise in amplifier circuits and due to excess noise of APDs there is however still a rather wide gap to the quantum limit set by photon statistics. From this Poisson statistics follows that a mean value of 21 photons is necessary in a logical-"1" bit to allow for a bit-error ratio (BER) of 10^{-9} according to ref. 1 (see also Supplementary Section I). An analog receiver with an integrated avalanche photodiode having a diameter of 200 μ m in 0.35 μ m CMOS achieved a sensitivity of -31.8 dBm at 1 Gbit/s for a wavelength of 675 nm and for BER = 10^{-92} . This sensitivity value corresponds to an average optical power of $0.66 \,\mu$ W, from which we can calculate (number of photons $n_{ph} = 2 < P > t_{bit}/E_{ph}; < P > is average optical power,$ $t_{bit} = 1$ ns for 1 Gbit/s in non-return to zero; E_{Ph} is photon energy; the factor 2 is necessary because the optical power in a logical-"1" bit is twice the average optical power) that 4,500 photons are necessary to receive one logical-"1" bit with $BER = 10^{-9}$. Furthermore, the trend in pure micro- and nanoelectronics since many years is from analog to digital signal processing. Nowadays, single-photon avalanche photodiodes (SPADs) operated at higher reverse bias (above the breakdown voltage Vbd of APD) in the Geiger mode realize a much larger gain than APDs³ and relax the requirements of analog amplifiers or even avoid them completely. The SPAD practically delivers a digital signal when a photon is absorbed and triggers a self-sustaining avalanche. A quenching circuit is needed to stop the self-sustaining avalanche by reducing the reverse bias voltage to below V_{bd}^{4, 5}. Then the SPAD is charged again to V_{plus} with increasing its reverse bias by the quenching voltage to make it sensitive again. Therefore, SPAD-based optical receivers are neither limited by thermal and shot noise nor by APD excess noise and it was assumed that they can save electrical power and chip area compared to conventional analog amplifiers. The avoidance of APD excess noise, the idea of saving chip area and electrical power as well as the low fabrication costs of CMOS circuits (for creation of mass markets) and the idea to improve the sensitivity of CMOS receivers over that of APD CMOS receivers were the main motivation for this work.

However, there are parasitic effects in SPADs: During an SPAD event many charge carriers are generated and these can fill impurity defect states in the semiconductor, from which they are released after some random delay being characterized by a time constant in the order of 8 ns to $1 \mu s^{6-8}$. The traps and impurities being responsible for afterpulsing depend on the process used for fabrication of the SPADs and obviously vary strongly from process to process. After being released the charge carriers can trigger new SPAD events, which are called afterpulses. Afterpulsing probabilities from 0.02% to 27% were reported for deadtimes from 6 ns to 500 ns in ref. 9 and references cited therein for SPAD diameters up to 20 μ m and excess bias voltages up to 6 V. In ref. 7 the afterpulsing

TU Wien, Institute of Electrodynamics, Microwave and Circuit Engineering, Gusshausstraße 25/354, 1040, Vienna, Austria. Correspondence and requests for materials should be addressed to H.Z. (email: horst.zimmermann@tuwien.ac.at) or B.S. (email: bernhard.steindl@tuwien.ac.at)

probability was 3.4% reported for a deadtime of 110 ns. For the SPAD with $12 \,\mu$ m diameter investigated in ref. 10, an afterpulsing probability of 0.3% with 300 ns deadtime at 10 V excess bias was found. The afterpulsing probabilities of the SPAD used in the receiver described below in the Results section are well within this range especially when considering the active SPAD area of 3,750 μ m².

Moreover, during an avalanche event, photons are emitted¹¹⁻¹³. When these avalanche-generated photons are absorbed in neighboring SPADs and trigger an SPAD event there, optical cross talk occurs⁹. Optical cross talk in SPAD arrays was found to depend on the wafer thickness¹⁴⁻¹⁶ and on the excess bias¹⁶. The optical cross talk was found to increase with decreasing silicon wafer thickness due to total reflection at the silicon surfaces. The optical cross-talk probability between two SPADs having a diameter of 20 µm in a distance of 100 µm was 0.03% for 5 V excess bias for a usual 0.35 µm CMOS wafer⁹. An exponential decay length of 250 µm was reported in ref. 15 for a silicon layer thickness of 10 µm and avalanche-generated photons in the spectral range from 800 to 950 nm were assumed to explain the findings. A measured SPAD emission spectrum even covered the spectral range from 500 to 1100 nm¹⁴. The measured optical cross-talk probabilities described in the results section below for a usually thick 0.35 µm CMOS wafer are consistent with these findings.

SPAD-based optical receivers were described first in refs 17 and 18. The SPAD receivers used in these references were however limited by p+/(deep)n-well SPADs, which had a thin combined absorption/multiplication zone (see Supplementary Section II for the comparison of thin and thick SPAD), low array fill factor (2.42%, mainly resulting from the main goal to achieve a large dynamic range)¹⁷, and by non-ideal quenching circuits. At 100 Mbit/s a sensitivity of -31.7 dBm at 450 nm and BER $= 10^{-9}$ was achieved with a 32×32 SPAD receiver having a chip area of 2.4×2.1 mm²¹⁷. Such a sensitivity at 100 Mbit/s, however, easily can be obtained with analog PIN photodiode receivers. A receiver with an array of 100 SPADs was used at 20 Mbit/s with a 860 nm laser¹⁸, however, no sensitivity was reported. In contrast our main goal was to improve the quencher by using low-voltage transistors of a standard CMOS process and to achieve a high fill factor of the detector array in order to be able to obtain a good sensitivity. Recently, SPADs even were used in receivers exploiting more advanced modulation techniques like 4-PAM (Pulse Amplitude Modulation)^{19, 20} and OFDM (Orthogonal Frequency Division Multiplexing)²¹ in visible light communication via free space. With a 32×32 SPAD matrix a receiver in 0.13 µm $CMOS^{22}$ with a chip area of 2.4×1.7 mm² achieved a sensitivity of -64 dBm at 100 kbit/s¹⁹ where the quantum limit is at -95 dBm. A data rate of 200 kbit/s was reported with a 32×32 SPAD array having a fill factor of $43\%^{20}$. At a transmission speed of 1 kbit/s a sensitivity of -107 dBm was reported²¹ compared to the quantum limit for 1 kbit/s at - 115 dBm.

Results

Receiver. The first key idea suggested here in this article is a SPAD with separate thick absorption zone using a 0.35 µm PIN photodiode CMOS process leading to a low capacitance of the SPAD (Supplementary Section II), which in turn reduces the avalanche charge. The second key improvement comes from a quencher with low detection threshold (100 mV) and implementing cascoding to double the quenching voltage V_{q} from the usual 3.3 V supply voltage to 6.6 V, which allows to use excess bias voltages up to almost twice the 3.3 V supply. The low detection threshold helps to reduce the avalanche charge further to obtain a low afterpulsing probability (APP), when the quenching is done faster than the avalanche builds up. The thick absorption region of the SPAD and the doubled quenching voltage lead to a large PDP at 635 nm. The PDP increases rapidly within about 1 V above the breakdown voltage and for further increasing excess bias the slope of the PDP reduces and becomes linear²³. Because dark count rate (DCR) and APP also increase with the excess bias voltage, a higher excess bias voltage does not necessarily improve the overall SPAD performance²⁴. For our SPAD APP dominates over DCR. In ref. 23 the afterpulsing probability of a 0.35 µm high-voltage CMOS SPAD increased slowly in a wide excess bias (V_{ex}) range (where it could be approximated by a linear function) and from a certain V_{ex} value on the slope of APP increased rapidly. Consequently, increasing the excess bias voltage does not necessarily improve BER and sensitivity of an SPAD-based receiver. Therefore, we varied the excess bias voltage in steps of 0.5 V by changing the reverse bias voltage of the SPAD to obtain the best BER and sensitivity.

Figure 1 shows the chip photo of a 4-channel SPAD-based receiver test chip. The total active area of the SPAD optical receiver is 101,200 μ m² or about 0.10 mm² for 4 SPADs and 4 quenchers (without buffers for driving 50 Ω). Inclusive bondpads, 50 Ω output buffers and block capacitors the overall dimensions are 985 × 960 μ m² corresponding to 0.95 mm². The APD, TIA and post amplifier (to obtain a digital signal) of an APD OEIC in 0.35 μ m CMOS²⁵ occupied (without 50 Ω driver) an active area of 120,800 μ m² at a total chip area of 1.56 mm². We did not implement a signal processing circuit to combine the four quencher output signals to one output signal hardwired on the receiver test chip in order to have larger flexibility in the choice of the data processing by using Matlab.

The cross section of the SPAD is shown in Fig. 2. The fill factor (FF) of the 4-SPAD array is 0.53 (see Fig. 2) compared to 1.00 of an APD with the same diameter of $200 \,\mu$ m. The fill factor of the SPAD is about a factor of two smaller and allows to outperform the APD receiver with respect to sensitivity.

The SPAD device (see bottom of Fig. 2) uses the about 12 µm thick low doped $(2 \times 10^{13} \text{ cm}^{-3})$ p- epitaxial layer of a PIN photodiode CMOS ASIC technology as absorption zone. The multiplication zone is located at the n++/p-well junction (see bottom of Fig. 2), where the p-well is doped to the order of 10^{17} cm^{-3} . The electrons photogenerated in the thick absorption zone drift upwards into the multiplication zone and can trigger a huge avalanche there. Starting from zero bias voltage the space-charge region extends from the n++/p-well junction with increasing reverse voltage through the p-well and the low doped absorption zone. For the process used, the p-well can be completely depleted already at approximately -16 V and the low doped absorption zone depletes already at a reverse voltage of -18 V. The schematic distribution of the electric field is shown on the left bottom part of Fig. 2. In the linear mode, a bandwidth of 580 MHz was achieved at an avalanche gain of 23^{26} . Its breakdown voltage V_{bd} is -25.8 V (Supplementary Section III) and its quantum efficiency for an avalanche gain M = 1 at 635 nm is 74.9%. All SPAD characterizations were done at 25 °C. The PDP of a reference SPAD for 635 nm



Figure 1. Microphotograph of receiver test chip. The diameter of the 4-SPAD array is 200 μ m with a gap of 34 μ m between the SPADs. The area of this 4-SPAD array is 31,500 μ m² (0.0315 mm²). Each of the four quenchers (AQC) has the dimensions 134 \times 130 μ m².



Figure 2. Top view, schematic electric field distribution and cross section of SPAD with separate absorption and multiplication zones (not to scale).

measured at 0.3 pW ranges from 22.4% at $V_q = 3.3 V$ to 36.7% at $V_q = 6.6 V$, its dark count rate (DCR) ranges from 21,500 s⁻¹ at $V_q = 3.3 V$ to 35,500 s⁻¹ at $V_q = 6.6 V$ (Supplementary Section V). The APP was determined by measuring photon interarrival times of dark count events²⁷. Its APP at a dead time of 9 ns ranges from 0.95% at $V_q = 3.3 V$ to 5.1% at $V_q = 6.6 V$, and the optical cross talk probability (CTP) ranges from 0.45% at $V_q = 3.3 V$ to



Figure 3. (a) Block diagram of 4-channel receiver connected to an oscilloscope, (b) quenching circuit.

2.3% at $V_q = 6.6$ V for neighboring SPADs in a reference 4-SPAD array (and from 0.14% to 0.60% for diagonal placed SPADs, respectively). The optical cross talk probability was extracted from the dark count rate measurement data. Pulses occurring in two neighboring SPADs at the same time (we counted them when their leading edges were measured within 1 ns) are accounted to be caused by optical cross talk. The number of pulses caused by optical cross talk divided by the total number of pulses defines the optical cross talk probability.



Figure 4. Bit error rate for an optical input power of 7.5 nW.



Figure 5. BER versus average optical input power.

For a receiver with only one SPAD, an APP of 5.1% results in detection of 51 "1"-"1" when 1000 times "1"-"0" was sent, i.e. the bit-error ratio is 5.1×10^{-2} for the second of these two bits. Because of these large APPs and CTPs only one SPAD does not allow a bit-error ratio of 2×10^{-3} or lower, as it is required to enable error correction^{28,29}. When designing the test chip, our estimate was that 4 SPADs should be sufficient (see Supplementary Section I), when for a logical "1" each SPAD must detect a photon. Figure 3a depicts the block diagram of the receiver test chip and the implementation details of the SPAD driving and quenching circuitry are depicted in Fig. 3b. Seen from the conceptual domain in Fig. 3a each channel includes an SPAD, a quenching resistor (R), charging (S_U) and discharging switches (S_L) and the quencher control QC. In the actual circuitry (Fig. 3b) the charging switch is realized by PMOS transistor M₂ and the quenching switch by NMOS M₅. The PMOS M₁ realizes the quenching resistor. In order to protect the MOSFETs M₁, M₂, M₅ as well as the circuitries of the comparator (CMP) and Schmitt trigger (ST) from the high voltage swings of the SPAD's cathode the MOSFETs M₃ and M₄ are inserted exploiting the technique of cascoding described e. g. in ref. 30. Their gate bias of $V_{plus}/2$ makes them operate as protective cascodes. As a result the lower limit of V_{SPAD,prot} is approximately V_{plus}/2 plus the threshold voltage of M_3 (i.e. the drain-source voltage of the active resistor M_1 is always smaller than 2.6 V) and the upper limit of the drain voltage of M_5 is approximately $V_{plus}/2$ minus the threshold voltage of M_4 (i.e. the drain-source voltage of M_5 is also always smaller than 2.6 V).

During the three states (i) "charge SPAD", (ii) "SPAD cathode floating" and (iii) "quenching", the quenching circuit works like this:

- (i) For "charge SPAD", the load signal is $V_{plus}/2$ and therefore M_2 is conducting. The source of M_3 is pulled to V_{plus} and therefore M_3 is also conducting. The quench signal is at GND and M_5 is off. Therefore M_4 is off, since its gate-source voltage is negative. Consequently the cathode of the SPAD is charged to V_{plus} .
- (ii) For "SPAD cathode floating", the load signal is at V_{plus} and M₂ is off. Since M₁ is operating as an active resistor according to the V_{bias} voltage, the source of M₃ is far above V_{plus}/2 and M₃ is conducting. Therefore, when the SPAD fires, a current flows through M₃ and M₁ and when the potential on the V_{SPAD,prot} line falls





below V_{ref} the comparator CMP switches and starts quenching.

(iii) For "quenching", the quench signal is at $V_{plus}/2$ switching on M_5 . The load signal is at V_{plus} and M_2 is off. Since M_5 pulls the source of M_4 to GND, the gate-source voltage of M_4 is large (equal to $V_{plus}/2$) and M_4 is also conducting. Consequently the SPAD is being discharged to below its breakdown voltage and the avalanche current stops.

The quench control block (QC) is built up by a voltage comparator CMP, a fast sequencer SQC which generates the signals for the switches and a Schmitt trigger ST which derives the output signal. According to the mismatch parameters of the process used, the 3σ input DC offset of the comparator is 20 mV (σ is the standard deviation). The whole circuit is optimized that it responds as fast as possible by switching on M₅ if the SPAD voltage underruns V_{ref}. Simulations with layout extracted parasitics and with 60fF SPAD capacitance (Supplementary information, Fig. S2) indicate response times below 560 ps, i.e. the current flow through M₄ and M₅ starts 560 ps after the cathode potential fell below V_{Plus} – 100 mV = 6.5 V. The SPAD's capacitance is discharged to 0 V after further 0.44 ns with a peak current of up to 4.1 mA. Since the comparators input offset is below 20 mV and the SPAD's voltage swings are faster than 1 V/ns^{31–33}, the time variation when the SPAD reaches the comparator's input, metastability effects can be excluded and the comparator reaches a valid output state quickly.

Consequently, during the first 0.56 ns after absorption of the photon the SPAD quenches passively (whereby M1 first acts as resistor and then limits the current as a current source due to its gate bias voltage to $110 \,\mu$ A when the avalanche current became larger; the avalanche current then discharges the SPAD's capacitance) and from 0.56 ns to 1.0 ns after absorption of the photon the cascoded quencher takes charges away from the SPAD's cathode actively through M₄ and M₅, i.e. charge being available for the avalanche current through the SPAD is reduced. When considering reported avalanche current rise times of 1.6 ns³¹, 1.28 ns³² and 0.7 to 0.8 ns³³, a large portion of the quenching seems to be passively in our experiments. After M4 and M5 are on, however, the current through M1 is negligible compared to the current through M4 and M5. ref. 34 reports passive and active quenching was finished after additional 2 ns. Compared to ref. 35, where the excess bias is 5 V and active quenching starts after 2.3 ns, the quencher suggested here reduces the quenching time about by a factor of 4.

Each photon detection cycle starts with charging the cathode of the SPAD to V_{plus} (maximum voltage across SPAD $V_m = V_{sub} + V_{plus}$ by closing the upper switch (S_U) for a short period (approximately 1.5 ns). When a photon triggers an avalanche in the SPAD, a signal current starts to flow and causes a voltage drop across the high-ohmic p-channel MOSFET active resistor. In addition the avalanche current discharges the SPAD's capacitance. The quenching control circuit (QC) detects this event already at $100 \,\mathrm{mV}$ below V_{plus} and closes the lower switch (S_L) after 560 ps, which quenches the SPAD by discharging it to below V_{bd} . Due to the fast response of the quenching circuit a portion of the charge stored in the diode capacitance goes via the quencher what results in a reduced amount of avalanche carriers in the SPAD. After a defined recovery time of 6.5 ns, the lower switch (S_L) is opened and the upper switch (S_U) is closed to charge the SPAD again with a slope of 4.5 V/ns, i.e. within about 1.5 ns. As long as the upper switch is closed its resistance is very small and the avalanche current cannot cause a voltage drop of 100 mV, when a photon triggers the SPAD. Therefore, the comparator cannot detect the event during the period when the upper switch is closed. The resulting total dead time is 9 ns. This value was aimed at to enable a data rate of 100 Mbit/s (requiring a dead time shorter than 10 ns) and on the other hand not to let increase APP strongly for shorter dead times, since APP decays exponentially with time (ref. 8 reported a time constant of 8 ns, requiring a dead time as large as possible). As a consequence, for a bit duration of 20 ns (corresponds to 50 Mbit/s in non-return to zero) and a dead time of 9 ns, in average 45% of the incident photons will be lost during this dead time at low optical power at the sensitivity limit. In return to zero with a duty ratio of 50% or less no photon will be lost at this low optical power. Four identical channels are present on the receiver test chip. The power consumption of each QC obtained by circuit simulation in the idle state (i.e. no SPAD events considered) is 4.78 mW (because of high-speed quenching), leading to a total power consumption of the SPAD receiver of larger than 19.1 mW when SPAD events occur, which corresponds to more than 380 pJ/bit in comparison to 55 pJ/bit of the APD receiver of ref. 25.



Figure 7. Digital latch-type processing of the 4 quencher circuits (QC) output data for 50 Mbit/s RZ at an optical power of 7.5 nW. The signals for a sequence of 50 bits were exported from Matlab. The PRBS7 "Data" signal was measured at the output of the bit pattern generator and read into Matlab. For the measurement of the "Laser" signal the duty cycle in the bit pattern generator was set to 50% to obtain RZ instead of NRZ. "Data" and "Laser" signals were measured once before the experiments (this was sufficient since PRBS7 repeats after 127 bits). The signals QC1, QC2, QC3 and QC4 are simultaneously measured QC output signals. The "Latch1" to "Latch4" curves are calculated by MATLAB. The "Sum latches" is calculated by MATLAB as the sum of the 4 latch signals. The dashed line represents the decision threshold used by MATLAB in order to determine at the end of each bit whether a "1" or "0" was detected. The blue circles represent the values taken for the decisions. The final output data "Out" are therefore shifted by one bit period to the right compared to the input data "Data" at the bottom of the figure (red curve).

Experiments. For all measurements of the receiver the temperature was 25 °C. Four output buffers delivered digital signals to a 4-channel oscilloscope operated at 5 GS/s. The measurement set-up is depicted in Fig. S6 of Supplementary Information. In the experiment the light spot coupled from an optical fiber to the 4-SPAD array within a dark box had a diameter of slightly below 200 µm (see Fig. 2). The fiber was adjusted carefully to ensure equal count rates in the 4 SPADs. A variable attenuator was used and the power at the fiber end was measured with a Thorlabs PM200 optical power meter before adjusting the fiber to the SPAD array. A bit pattern generator modulated the 635 nm light source, consisting of a continuous-wave laser and an external modulator, having an extinction ratio larger than 100, with a 50 Mbit/s non-return to zero (NRZ) stream having a pseudo random bit sequence (PRBS) of the length 2⁷-1. In addition return to zero (RZ) with a duty cycle of 50% was used. At 100 Mbit/s RZ a duty cycle of 10% was used because of the 10 ns duration of a bit and the 9 ns dead time of SPAD and QC. The received bit streams were stored by the oscilloscope and analyzed in MATLAB on a personal computer. The reverse bias voltage of the SPAD was varied in steps of 0.5 V to minimize the BER for constant optical input power. For an example, Fig. 4 shows the BER for 50 Mbit/s with RZ (duty cycle 50%) in dependence on the SPADs' reverse bias voltage V_m . For 7.5 nW, the minimum BER occurs at $V_m = 29.8$ V for the digital processing and at $V_m = 30.3$ V for the analog processing. Considering the breakdown voltage of 25.8 V, the excess bias voltages are 4.0 V and 4.5 V, respectively, for the lowest BER with 7.5 nW optical power. It also can be seen from Fig. 4 that the BER does not strongly depend on the excess bias voltage for V_{ex} values between 3.0 V and 5.5 V.



Figure 8. Analog processing of the 4 quencher circuits (QC) output data for 50 Mbit/s RZ at an optical power of 7.5 nW. The signals for a sequence of 50 bits were exported from Matlab. The signals Q1, Q2, Q3 and Q4 were measured simultaneously with the oscilloscope and imported into Matlab; their sum "Sum" was calculated by Matlab. The "Filtered" signal was scaled by a factor of 2 to make the curve progression better visible. The dashed line represents the threshold used by Matlab. The final output data ("Out") are shifted by half a bit period to the right compared to the input data "Data" because the decision is made in the middle of each bit (denoted by the circles). The input "Data" sequence is shifted by half a bit (i.e. by 10 ns) to the right and repeated as "Data Shifted" to make a better comparison of output data "Out" and input "Data" possible.



Figure 9. Eye-diagram for analog processing of the 4 quencher circuits (QC) output data for 50 Mbit/s RZ at an optical power of 7.5 nW. The filtered signal of the sum of the 4 latch outputs from Matlab was used to construct the eye-diagram. The clock from the bit pattern generator, which generated the Data signal was used as trigger to overlay 90.000 bits.



Figure 10. Optimized decision threshold over average optical input power for analog post-processing.

Figure 5 shows the BER versus average optical input power. For 50 Mbit/s, $BER = 2.0 \times 10^{-3}$ in NRZ at $V_m = 31.3$ V the necessary optical input power is 4.0 nW (-54 dBm) for analog post-processing and 7.6 nW (-51.2 dBm) at V_m = 29.8 V with digital processing. In RZ with 50% duty cycle at V_m = 30.3 V 2.7 nW (-55.7 dBm), corresponding to a power density of $9.6 \,\mu\text{W/cm}^2$ which is calculated for the light spot area of 0.028 mm^2 from Fig. 2) are necessary when analog post-processing is done and in RZ at $V_m = 30.8 \text{ V} 4.3 \text{ nW}$ (-53.7 dBm) are needed with digital post-processing. For 100 Mbit/s, BER = 2.0×10^{-3} with 10% duty cycle at V_m = 32.3 V 7.0 nW (-51.6 dBm) are necessary with analog processing and 16.5 nW (-47.8 dBm) with digital processing. An interesting result is that analog post-processing of the quenchers' output data achieves better sensitivities than digital processing. Another important result is that RZ gives a lower BER than NRZ when comparing BERs at 50 Mb/s (for digital and analog processing). One explanation for this is that more of the incident photons can be detected for a bit duration of 20 ns and a dead time of 9 ns when the photons of a bit are present within a pulse of 10 ns (RZ with duty ratio 50%) instead within a pulse of 20 ns (NRZ). A second reason is given due to the jitter of the SPAD with the thick absorption region (depending on the depth where the photon is absorbed the drift time to the multiplication zone can be up to about 0.3 ns). According to this jitter, the SPAD may fire up to 0.3 ns after the end of the light pulse in NRZ and a logical "1" will be detected in a following "0"-bit, causing a bit error. Such bit errors due to jitter can be avoided by using RZ because there is no light for 10 ns before the "0"-bit starts at 50 Mbit/s with a RZ duty ratio of 50%.

Discussion

Recent publications report on integrated direct detection high-speed receivers with implemented linear-mode APDs, however, with sensitivities of $-22 \,dBm$ at $2.4 \,Gbit/s^{36}$, $-4 \,dBm$ at $10 \,Gbit/s^{37}$ and $-7 \,dBm$ at $12.5 \,Gbit/s^{38}$ due to thin multiplication/absorption zones, i.e. far away from the quantum limit. Coherent receivers can even surpass the quantum limit, however, by using very expensive discrete components³⁹. Discrete optical receivers at low data rates using optimal transistors and optimal (with respect to low-field quantum efficiency and excess noise factor) linear-mode APDs were investigated already more than 30 years ago⁴⁰⁻⁴². The doping profiles of discrete APDs were optimized for a thicker multiplication zone with a lower maximum electric field strength because then the excess noise of linear-mode APDs is minimized⁴³. This leads to a low ratio of the hole-to-electron ionization coefficients keff. This minimization of the APD excess noise and a very thick absorption zone of discrete APDs, however, requires a reverse bias voltage often in excess of 100 V. The reported sensitivities of these discrete receivers are similar (\approx -54 dBm) to the ones reported here for the SPAD receiver test chip, but the used discrete APDs with a very thick multiplication zone leading to a ratio of the hole-to-electron ionization coefficients $k_{eff} = 0.035$ needed a reverse voltage of $350 V^{42}$. A sensitivity of -35 dBm at 155 Mbit/s was reported with an APD having a diameter of 5 mm⁴⁴. Such optimized discrete APDs implement special doping profiles to form the multiplication zone with optimal electric field and very thick absorption regions which are currently not available in (Bi)CMOS technologies, because of limited breakdown voltages (similar limitations for breakdown hold for integrated linear-mode APDs as explained in section III of Supplementatory Information). Very expensive process modifications would be necessary to implement electric field engineered multiplication regions, to increase the thickness of the isolation stack to prevent opening of parasitic MOS channels between devices by high voltages on metal lines of (Bi)CMOS chips⁴⁵ and lateral distances of devices would have to be increased strongly to avoid reachthrough currents between them⁴⁶ (For an SPAD array this would require a larger gap and a reduced fill factor). Integrated linear-mode APDs cannot use optimized doping regions, because process modifications would be necessary, and they therefore show larger excess noise than discrete APDs. However, due to low fabrication costs of OEICs non-optimum receiver performance nevertheless is interesting for gaining mass markets. Therefore we limit the comparison to receiver OEICs (see Fig. 5). A 0.35 µm APD CMOS receiver achieved a sensitivity of -31.8 dBm at 1 Gbit/s². With the same APD structure and diameter of 200 μ m as used for the SPAD receiver here, a receiver OEIC in 0.35 μm BiCMOS achieved sensitivities of -32.2 dBm and -35.5 dBm at 2 Gbit/s and 1 Gbit/s, respectively, for BER = 10^{-9} and 675 nm²⁶. $k_{\rm eff}$ for these APD OEICs was between 0.07 and 0.104 2 . When estimating the sensitivity of a 0.35 μm CMOS APD receiver at 100 Mbit/s, a sensitivity of -45 dBm to -46 dBm is obtained. The dashed line in Fig. 6 shows the resulting sensitivity limit of CMOS and BiCMOS receivers with integrated linear-mode APDs.

The quantum limit (Supplementary Section I) for 635 nm and BER = 10^{-9} is also shown in Fig. 6 for easy comparison. For 100 Mbit/s and BER = 10^{-9} it is at -65 dBm. When it is calculated for BER = 2×10^{-3} , a value of -69.7 dBm results for 635 nm and 100 Mbit/s. It can be seen from Fig. 6 that there still remains a gap of more than 10 dB between the quantum limit and the results presented here. However, a large progress compared to ref. 17 is achieved and better sensitivities than with a linear-mode APD in the same CMOS technology are introduced. The chip area is reduced by more than a factor of 4 compared to the 32×32 SPAD receivers of refs 17, 19 and 22.

Since the PDP in our experiments is between 22% and 36%, our receiver needs about 5 to 3 times more photons than with an ideal 100% efficiency. Since we have 4 detectors, of which each has to detect a photon, our receiver needs another factor of 4 more photons than indicated by the quantum limit. Due to PDP and 4 detectors, a sensitivity being a factor in the range from 12 to 20 above the quantum limit would be expected. Due to dead time and jitter an even larger gap of a factor of about 50 (17 dB) results. The PDP and low capacitance due to the thick absorption zone of the SPAD as well as the increase of the excess bias voltage due to the cascoded quencher contribute more to the reduction of the gap to the quantum limit than the speed of the quenching circuit. Considering that SPADs with better PDP, DCR and APP were described in the literature, there is hope that binary SPAD-based integrated optical receivers can come even closer to the quantum limit than it is reported here. The results indicate that a better analog processing method of the quenchers' output data is desirable. It may even be possible to surpass the quantum limit by using OFDM, which increases the channel capacity. However, as a conclusion of the above reported quenchers' power consumption being necessary for fast quenching it is difficult to design digital SPAD receivers with lower power consumption than conventional analog receivers. The used functionality of oscilloscope and Matlab computing (both only present in this first investigation to be flexible in quenchers' output data processing) can be integrated in next designs at the expense of less than 0.1 mm² chip area and a few mW of additional power consumption.

Methods

The bit streams were obtained and analyzed as described in the following. The 4-channel LeCroy Waverunner 204Xi oscilloscope sampled the 4 quenchers' output signals simultaneously each at 5 GS/s with a resolution of 8 bit. The received bit streams were stored in 10 blocks with a duration of 2 ms each by the oscilloscope (i.e. a 20 ms data stream at 50 Mbit/s corresponds to 1 million bits) and analyzed by comparing to the well-known PRBS-7 sequence in MATLAB on a personal computer. It should be mentioned that the length of the PRBS was not limited by the SPADs but by AC-coupling of the light source. The differences between sent and received bits were counted by MATLAB as errors and divided by the number of compared bits (i.e. by 10⁶, the number of bits sent) to determine the BER.

Digital latch-type processing. In MATLAB processing, a latch is assumed at each of the four buffer outputs of the test chip. As depicted in Fig. 7 the latch is set by the positive edge of the QC output, i.e. when the quencher detects an event. This state of the latch is kept until the new bit period starts. For the measurements a logical "1" is obtained only when all 4 latches were set during the corresponding bit period. BER was obtained in Matlab by comparing "Out" with "Data shifted", counting the number of different bits as errors and dividing by the total number of bits.

Analog processing. For the analog processing approach with MATLAB the four QC output voltages are added, as depicted in Fig. 8. This sum is then filtered by a moving average filter to smoothen the signal. Finally, a decision threshold is used to obtain a logical "0" or "1" at defined sampling points.

The window lengths of the moving average filter were 61 (61 samples at 5 GS/s correspond to a length of 12 ns; the duration of a bit at 50 Mbit/s is 20 ns) for the return to zero 50 Mbit/s measurements, 91 (corresponding to 18 ns) for the non-return to zero 50 Mbit/s measurements, and 51 (corresponding to 10 ns; the duration of a bit at 100 Mbit/s is 10 ns) for the return to zero 100 Mbit/s measurements. In a hardware realization the moving average filter can be replaced by a simple low pass filter and the decider can be implemented by using a comparator. It should be possible to further optimize the analog processing approach by utilizing more advanced filter topologies. BER was obtained in Matlab by comparing "Out" with "Data shifted", counting the number of different bits as errors and dividing by the total number of bits.

To show the symbol-dependent hysteresis the eye-diagram shown in Fig. 9 was constructed from the filtered sum latches signal obtained by Matlab. The moving average filter using a length of 12 ns was implemented in Matlab. Four (not counting the zero line as a fifth) bright horizontal lines are visible in Fig. 9, which are caused by the addition of the four quenchers' digital output signals. Within an eye of about 0.15 AU (arbitrary unit) for a duration of about 5 ns (between about 18 ns and 23 ns), the density of traces is lowest between the third and fourth bright line. The decision threshold of a comparator has to be set to the middle between the third and fourth bright line. This eye is large enough for applying a clocked comparator successfully. The quality of the eye is limited by the BER of 4×10^{-4} and the analog processing method used. When considering the trace "Filtered (scaled)" in Fig. 8, the limited quality of the eye is not surprising. There is, however, room for further work to find a better method of analog processing of the quenchers' output data.

A better sensitivity was obtained with an optimized decision threshold for different optical input powers. Figure 10 shows the optimum threshold values used for processing of the quenchers' output data. Such an adaptive decision threshold can be realized with a dedicated analog circuit or a digital counter plus a digital to analog converter setting its output voltage in an appropriate manner in dependence on the input optical power or count rate of the QCs, respectively.

References

- 1. Ebeling, K. J. Integrated Optoelectronics (Springer, Berlin, Heidelberg, 1993).
 - Brandl, P., Enne, R., Jukic, T. & Zimmermann, H. OWC using a fully integrated, highly sensitive optical receiver with large-diameter APD'. IEEE Photonics Technology Letters 27, 482–485 (2015).
 - 3. Haitz, R. H. Mechanisms contributing to the noise pulse rate of avalanche diodes. J. Appl. Phys. 36, 3123-3131 (1965).
 - 4. Cova, S., Longini, A. & Andreoni, A. Towards picoseconds resolution with single-photon avalanche diodes. *Rev. Sci. Instr.* 52, 408–412 (1981).
 - Brown, R. G. W., Jones, R., Rarity, J. G. & Ridley, K. D. Characterisation of silicon avalanche photodiodes for photon correlation measurements 2: active quenching. *Appl. Opt.* 26, 2383–2389 (1987).
 - Cova, S., Ghioni, M., Lacaita, A., Samori, C. & Zappa, F. Avalanche photodiodes and quenching circuits for single-photon detection. Applied Optics 35(No. 12), 1956–1976 (1996).
 - Giudice, A. C., Ghioni, M., Cova, S. & Zappa, F. A process and deep level evaluation tool: afterpulsing in avalanche junctions, European Solid-State Device Research Conference (ESSDERC), Estoril, Sept. 347–350 (2003).
 - 8. Webster, E. A. G., Richardson, J. A., Grant, L. A., Renshaw, D. & Henderson, R. K. A single-photon avalanche diode in 90-nm CMOS imaging technology with 44% photon detection efficiency at 690 nm. *IEEE Electron Device Letters* 33, 694–696 (2012).
- Bronzi, D. et al. Fast sensing and quenching of CMOS SPADs for minimal afterpulsing effects. IEEE Photonics Technology Letters 25, 776–779 (2013).
- Veerappan, C. & Charbon, E. A substrate isolated CMOS SPAD enabling wide spectral response and low electrical crosstalk. *IEEE J. Selected Topics in Quantum Electronics* 20, 3801507 (2014).
- 11. Haitz, R. H. Studies on optical coupling between silicon p-n junctions. Solid-State Electronics 8, 417 (1965).
- 12. Webb, P. P. & McIntyre, R. J. Recent developments in silicon avalanche photodiodes. RCA Eng. 26, 96 (1982).
- Lacaita, A. L., Zappa, F., Bigliardi, S. & Manfredi, M. On the Bremsstrahlung origin of hot-carrier induced photons in silicon devices. IEEE Trans. Electron Devices 40, 577–582 (1993).
- 14. Rech, I. et al. Optical crosstalk in single photon avalanche diode arrays: a new complete model. Optics Express 16, 8381–8394 (2008).
- Aull, B. F. et al. A study of crosstalk in a 256 × 256 photon counting imager based on silicon Geiger-mode avalanche photodiodes. IEEE Sensors Journal 15, 2123–2132 (2015).
- Ficorella, A. et al. Crosstalk mapping in CMOS SPAD arrays, European Solid-State Device Research Conference (ESSDERC), Lausanne, Sept., 101–104 (2016).
- Fisher, E., Underwood, I. & Henderson, R. A reconfigurable single-photon-counting integrated receiver for optical communications. IEEE J. Solid-State Circuits 48, 1638–1650 (2013).
- Chitnis, D. & Collins, S. A SPAD-based photon detecting system for optical communications. J. Lightwave Technology 32, 2028–2034 (2014).
- Almer, O. et al. A SPAD-based visible light communications receiver employing higher order modulation. Paper presented at IEEE Global Communications Conference (GLOBECOM), San Diego, Dez. 2015, 1–6.
- Almer, O., Dutton, N. A. W., Abbas, T. A., Gnecchi, S. & Henderson, R. K. 4-PAM visible light communications with a XOR-tree digital silicon photomultiplier. Paper presented at 2015 IEEE Summer Topicals Meeting Series (SUM), Nassau, doi:10.1109/ PHOSST.2015.7248280, 41-42.
- Li, Y., Safari, M., Henderson, R. & Haas, H. Optical OFDM with single-photon avalanche diode. In IEEE Photonics Technology Letters 27, 943–946 (2015).
- Dutton, N. A. W. et al. A time-correlated single-photon-counting sensor with 14 GS/s histogramming time-to-digital converter, Paper presented at 2015 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, Feb. 204–205 (2015).
- Steindl, B., Enne, R. & Zimmermann, H. Thick detection zone single-photon avalanche diode fabricated in 0.35 µm complementary metal-oxide semiconductors. Optical Engineering 54, 050503 (2015).
- Field, R. M., Lary, J., Cohn, J., Paninski, L. & Shepard, K. L. A low-noise, single-photon avalanche diode in standard 0.13-µm complementary metal-oxide-semiconductor process. *Applied Physics Letters* 97, 211111 (2010).
- Brandl., P., Enne, R., Jukic, T. & Zimmermann, H. Monolithically integrated optical receiver with large-area avalanche photodiode in high-voltage CMOS technology. *Electronics Letters* 50, 1541–1543 (2014).
- 26. Jukic, T., Steindl, B., Enne, R. & Zimmermann, H. 200 µm APD OEIC in 0.35 µm BiCMOS. Electronics Letters 52, 128-130 (2016).
 - 27. Fishburn, M. W. Fundamentals of CMOS SPADs, Ph.D. thesis, TU Delft, The Netherlands, 2012.
 - 28. Sklar, B. Digital Communications: Fundamentals and Applications (Prentice Hall, 2001).
- ITU-T, G. 975.1: Forward error correction for high bit-rate DWDM submarine systems (2004).
 Nam, H., Ahn, Y. & Roh, J. 5-V buck converter using 3.3-V standard CMOS process with adaptive power transistor driver increasing efficiency and maximum load capacity. *IEEE Transactions on Power Electronics* 27, 463–471 (2012).
- 31. Tisa, S., Tosi, A. & Zappa, F. Fully-integrated CMOS single photon counter. Optics Express 15, 2873-2887 (2007).
- 32. Zappa, F., Lotito, A. & Tisa, S. Photon-counting chip for avalanche detectors. IEEE Photonics Technology Letters 17, 184–186 (2005).
- Dalla Mora, A., Tosi, A., Tisa, S. & Zappa, F. Single-photon avalanche diode model for circuit simulation. *IEEE Photonics Technology* Letters 19, 1922–1924 (2007).
- Cammi, C., Panzeri, F., Gulinatti, A., Rech, I. & Ghioni, M. Custom single-photon avalanche diode with integrated front-end for parallel photon timing applications. *Rev. Sci. Instrum.* 83, 033104 (2012).
- Acconcia, G., Rech, I., Gulinatti, A. & Ghioni, M. High-voltage integrated active quenching circuit for single photon count rate up to 80 Mcounts/s. Optics Express 24, 17819–17831 (2016).
- Kamrami, E., Lesage, F. & Sawan, M. Low-noise, high-gain transimpedance amplifier integrated with Si APD for low-intensity nearinfrared light detection. *IEEE Sensors Journal* 14, 258–269 (2014).
- Youn, J.-S., Lee, M.-J., Park, K.-Y. & Choi, W. Y. 10 Gb/s-850-nm CMOS OEIC receiver with a silicon avalanche photodetector, IEEE. J. Quantum Electronics 48, 229–236 (2012).
- Youn, J.-S., Lee, M.-J., Park, K.-Y., Rücker, H. & Choi, W. Y. An integrated 12.5 Gb/s optoelectronic receiver with a silicon avalanche photodetector in standard SiGe BiCMOS technology. *Optics Express* 20, 28153–28162 (2012).
- Becerra, F. E., Fan, J. & Migdall, A. Photon number resolution enables quantum receiver for realistic coherent optical communication. *Nature Photonics* 9, 48–53 (2015).
- 40. van Muoi, T. Receiver design for high-speed optical-fiber systems. J. Lightwave Technology 2, 243-267 (1984).
- 41. Ueno, Y. & Ohgushi, Y. A 40 Mb/s and a 400 Mb/s repeater for fiber optic communications. *J. Quantum Electronics* 11, 900–901 (1975).
- 42. Smith, R. G. Atlanta fiber system experiment: optical detector package. Bell System Technical Journal 57, 1809–1822 (1978).
- 43. McIntyre, R. J. Multiplication noise in uniform avalanche diodes. *IEEE Trans. on Electron Devices ED* 13, 164–168 (1966).
- McCullagh, M. J. & Wisely, D. R. 155 Mbit/s optical wireless link using a bootstrapped silicon APD receiver. *Electronics Letters* 30, 430–432 (1994).
- 45. Sze, S. M. Physics of Semiconductor Devices (Wiley, New York, 1981).
- Förtsch, M., Zimmermann, H., Einbrodt, W., Bach, K. & Pless, H. Integrated PIN Photodiode in High-performance BiCMOS Technology, Paper presented at IEEE International Electron Device Meeting (IEDM), Washington, D.C., Dec. 801–804 (2002).

Acknowledgements

The authors acknowledge financial support from the Austrian Science Fund (FWF, grant no. P28335-N30). They also acknowledge the TU Wien University Library's financial support through its Open Access Funding Program. The authors thank T. Jukic from our institute for estimating the sensitivity of a linear-mode APD receiver in the same 0.35 µm CMOS technology used here at 100 Mbit/s.

Author Contributions

H.Z. proposed, planned and directed the overall project. He wrote the manuscript and designed the figures with the input of all co-authors. B.S. designed and characterized the SPADs. B.S. and M.H. designed the measurement setup and performed the experiments with the 4-channel SPAD receiver. M.H. performed the analysis of the data with MATLAB. R.E. designed the active quencher circuit.

Additional Information

Supplementary information accompanies this paper at doi:10.1038/s41598-017-02870-2

Competing Interests: The authors declare that they have no competing interests.

Publisher's note: Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Open Access This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons license, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons license and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this license, visit http://creativecommons.org/licenses/by/4.0/.

© The Author(s) 2017

Integrated fiber optical receiver reducing the gap to the quantum limit

Horst Zimmermann*, Bernhard Steindl, Michael Hofbauer, Reinhard Enne

I. Quantum limit and sensitivity

The quantum limit follows from the Poisson statistics

$$p_m(k) = \frac{m^k}{k!} e^{-m} \tag{1}$$

where *m* is the average number of events and $p_m(k)$ is the probability that *k* events happen when in average *m* events occur.

For a receiver with one photodiode and a bit error rate (BER) of 10^{-9} (For such a low BER usually no error correction is necessary.) the probability that a "0" is detected has to be smaller than 10^{-9} when a logical "1" is sent, when the quantum efficiency of the detector is 100%. According to (1), 21 photons have to be sent in average for a "1". For a BER of less than 2×10^{-3} at least 7 photons are needed.

Due to the parasitic effects (dark count rate, afterpulsing probability 5.1%, optical crosstalk probability OCP 2.3%) of an SPAD a logical "1" can be detected although a logical "0" was sent. The most critical effect is, when in two SPADs an afterpulse occurs in the same bit period, leading to a BER of about 2.5×10^{-3} . Another critical event is when an SPAD shows an afterpulse and causes an optical crosstalk (APP-OCP: $5.1 \times 10^{-2} \times 2.3 \times 10^{-2}$) in a neighboring SPAD, leading to a probability of about 1.2×10^{-3} . Because there are dark counts in addition, a receiver consisting of two SPADs possessing the mentioned parasitic properties is not sufficient in order to be able to perform error correction, where a BER of less than 2×10^{-3} is necessary. A receiver with three SPADs would lead to a BER of larger than 1.3×10^{-4} (The worst combination of errors comes from an SPAD APP of 5.1%, when an afterpulse in each of the three SPADs occurs in the same bit, leading to a probability of $(5.1 \times 10^{-2})^3 = 1.3 \times 10^{-4}$. Because the error probabilities from other combinations like APP-APP-OCP, APP-OCP, DCR-APP-APP, DCR-APP-OCP and so on have to be added, we assumed that three

SPADs will not be sufficient also because of additional errors due to jitter for instance. The probability of APP⁴, however, is 6.3×10^{-6} , leaving enough room to the BER limit of 2×10^{-3} also when considering the other combinations. Therefore we designed a receiver with four SPADs. The experiments indeed showed that four SPADs are necessary for a low enough BER. As a consequence a low-enough BER of a "0" will increase the average number of sent photons for a "1" by a factor equal to the number of necessary SPADs, i. e. by a factor of 4 for the receiver introduced here.

The average optical power P_{opt} corresponding to the number of photons can be calculated according to

$$P_{opt} = \frac{m \, h \nu \, B}{2} \tag{2}$$

where hv is the photon energy and *B* is the data rate in s⁻¹.

The sensitivity is defined as the average optical power which is necessary to achieve a certain BER. The sensitivity is often given in dBm ($10 \log(P_{opt}/1mW)$).

II. Thin SPAD versus thick SPAD, capacitance and avalanche charge

Many SPADs integrated in CMOS were reported, which have a thin combined absorption and multiplication region at a p+/n-well junction or at a p+/deep-n-well junction S1,S2,S3,S4,S5 . Fig. S1 compares these thin SPADs with the thick SPAD investigated here.

The thickness of the space-charge region within the n-well or deep n-well in these thin SPADs (see right part of Fig. S1) is in the order of only 1 μ m. In 0.13 μ m CMOS, the thickness of the space-charge region was only 0.3 μ m. ^{S5} Charge carriers photogenerated in the p-substrate below the (deep) n-well do not reach the multiplication region (because the (deep) n-well is connected to a positive bias voltage) and cannot start an avalanche process. Therefore the photon detection probability of thin SPADs for red is rather low and their junction capacitance is rather large.

The thick SPAD (see left part of Fig. S1) possesses a space-charge region with a thickness of $12\mu m$ for absorption of more photons in the red spectral range. The electrons photogenerated in the thick

absorption zone drift upwards to the multiplication zone and can trigger the avalanche process there leading to a larger PDP for red and near-infrared light than of the thin SPADs. Charge carriers photogenerated in the substrate below the (deep) n-well of the thin SPAD do not reach the multiplication zone and do not trigger an avalanche.



Fig. S1. Comparison of cross sections and electric field distributions of thick SPAD (left) and thin SPAD (right). The thick SPAD contains a thick absorption zone in addition to the multiplication zone; whereas the thin SPAD uses a thin combined multiplication/absorption zone.

Recent work ⁵⁶ implemented a thicker multiplication region, which however still was limited by the penetration depth of the deep n-well in 0.18 μ m CMOS technology. Nevertheless at 11V excess bias, an impressive PDP of 43% for 600nm, DCR of 1.5cps/ μ m² and an APP of 7.2% (for 300ns dead time) were reported. ⁵⁶ A thicker epitaxial structure was used for an SPAD with a PDP of 62.2% to 64.8% at 610nm and at an excess bias of 5V ^{57,58}. DCR of best SPADs was 0.6cps/ μ m² and mean DCR density was 7.6cps/ μ m² at an excess bias of 5V. APP was 1.63% for a dead time of 17.9ns at 5V excess bias. However, a proprietary customized CMOS process with special n- and p-type layers was used. The capacitance was not reported.

The SPAD suggested here possesses an about 12µm thick separate absorption zone and its capacitance C is about a factor of 10 lower as that of thin SPADs. Figure S2 shows the capacitance of the suggested thick SPAD measured with an Agilent 4284A Precision LCR Meter. The p-well depletes completely for voltages exceeding 16V and the thick absorption zone depletes fully at approximately 18V. The large step at about 17.5V in Fig. S2 also indicates that the thick SPAD

presented here has about a factor of 10 lower capacitance than thin SPADs formed by p+/(deep)nwell junctions.



Fig. S2. Capacitance over voltage of an SPAD with the cross-section shown in Fig. 2 and having an area of $3,750 \,\mu\text{m}^2$.

Since the afterpulsing probability increases with the amount of charge carriers being generated in the avalanche process, because more traps can be filled by more available charge carriers, a smaller capacitance of the SPAD reduces the amount of charges, which can be captured by traps. With an active quencher the SPAD's cathode is left floating after it has been charged to V_{plus} . The avalanche current discharges the SPAD's capacitance C and the maximum available charge is C times V_{plus} . A fast quencher, however, discharges the SPAD's capacitance via the quencher and reduces therefore the amount of charge carriers within the avalanche. It can be expected that the thick SPAD shows a much lower avalanche charge *Q* and afterpulsing probability than thin p+/(deep-)n-well SPADs.

$$Q = C U_{dth} \tag{3}$$

A low detection threshold U_{dth} (100mV for the comparator used) of a very fast quenching circuit in addition helps to keep the avalanche charge flowing through the SPAD low. For the quencher used, passive and active quenching cause a larger avalanche charge and a value up to the excess bias voltage of the SPAD has to be inserted into Eq. (3) instead of V_{dth}. The exact voltage value depends on the time needed for quenching. The capacitance is reduced by about a factor of 10 by the thick p- epi layer (like in a pin photodiode), compared to thin SPADs, which results in a clear reduction of the quenching/avalanche charge.

III. Isolation of circuits

The avalanche photodiode needs a much larger bias voltage than the circuit supply voltage. The anode of the SPAD is formed by the substrate of the complete chip and therefore has to be biased with a negative voltage compared to the circuit supply voltage. Circuits on the same chip together with the SPAD are only possible when the transistors can be isolated from this negative substrate voltage. The process used is a so-called triple-well CMOS process, which offers a deep n-well as a third well. Fig. S3 shows a cross section of the SPAD together with transistors to explain the isolation of the circuits. The deep n-well is connected to the most positive potential in the circuit, i. e. to V_{plus}. In such a way the junction formed by deep n-well and p-substrate is always in reverse direction.



Fig. S3. Principle of isolating the transistors from the strongly negative anode voltage of the SPAD.

The deep n-well possesses a punch-through voltage V_{PT} of about 40V towards the substrate (see Fig. S3), i. e. the n-channel MOSFETs can be isolated inside a deep n-well from the negative anode

of the SPAD. The deep n-well is also used to increase the breakdown voltage of the n-well, in which the p-channel MOSFETs are located, towards substrate. The breakdown voltage of deep n-well towards the substrate $V_{BD,DNW}$ is larger than 40V (see Fig. S3) in the CMOS process used. This breakdown occurs at the edge as marked in Fig. S3. In such a way, circuits can be operated together with the thick SPAD on the same chip. These high breakdown voltages represent a clear advantage of the 0.35µm pin-photodiode CMOS process used over nanometer CMOS technologies with very limited breakdown voltages.

IV. Spectral dependence of the photon detection probability

The spectral dependence of the PDP was measured by illuminating the SPAD with a constant photon flux. This photon flux was generated by means of a tunable light source built by the Xenon light source ASB-XE-175 and the monochromator CM110, both from Spectral Products, as well as by a fiber coupled tunable optical attenuator DD-100-11 from OZOptics. The photon flux for each wavelength was calibrated by a standard Si PIN photodiode (S5971). This photodiode was cooled down to a temperature of -30°C in order to reduce its leakage current down to the femtoampere range. The PDP was then obtained by stepping the wavelength while illuminating the SPAD and by building the ratio between the pulse rate at the output of the quencher (corrected for afterpulses and dark counts) and the photon flux.

The spectral dependence of the photon detection probability (PDP) of the SPAD with the cross section of Fig. 2 for two quenching voltages V_q (breakdown voltage V_{bd} =25.8V) is shown in Fig. S4. There is a ripple due to optical interference in the isolation and passivation stack of the standard 0.35µm CMOS process. In Fig. S4 additionally the PDPs measured with the 635nm laser used for the bit error measurements are indicated by markers. It can be concluded however from Fig. S4 that the PDP is largest in the red spectral range. At 850nm and for V_q =6.6V the PDP of 25% is more than three times larger than that of the thin SPAD described in ref. 10.



Fig. S4. Measured photon detection probability (PDP) of a SPAD reference device.

V. Dark count rate

The dark count rate at 25°C was measured at a reference SPAD having the same shape and an area of the multiplication zone of $3,750\mu$ m² (as depicted in Fig. 2) in dependence on the excess bias voltage. Fig. S5 shows the obtained results. At an excess bias voltage of 3.3V the DCR is 21.5kcps (5.7cps/ μ m²) and at 6.6V excess bias the DCR is 35.5kcps (9.5cps/ μ m²).



Fig. S5 Measured dark count rate of a reference SPAD with $3,750\mu m^2$ active area.

VI. Measurement set-up

Figure S6 depicts the measurement set-up used for the characterization of the SPAD-based receiver. The light source was stabilized at constant temperature and with a control loop using a monitor photodiode. The optical receiver was mounted on a Peltier element and kept at 25°C by a thermoelectric cooler (TEC) controller. The set-up was controlled by a PC with a Labview measurement program. After calibration the fiber was moved from the optical power meter to the SPAD receiver.



Fig. S6 Block diagram of the measurement set-up

- S1. Finkelstein, H., Hsu, M. J., Esener, S. C., STI-bounded single-photon avalanche diode in a deepsubmicrometer CMOS technology, IEEE Electron Device Letters **27**, 887-889 (2006).
- S2. Richardson, J. A., Grant, L. A., Henderson, R. K., Low dark count single-photon avalanche diode structure compatible with standard nanometer scale CMOS technology, IEEE Photon. Technol. Lett.
 21, 1020-1022 (2009).
- S3. Niclass, C. et al., Design and characterization of a 256×64-pixel single-photon imager in CMOS for a MEMS-based laser scanning time-of-flight sensor', Opt. Exp. 20, 11863-11881 (2012).
- S4. Maruyama, Y., Blacksberg, J., Charbon, E., A 1024×8 700 ps time-gated SPAD line sensor for laser Raman spectroscopy and LIBS in space and rover-based planetary exploration', Paper presented at IEEE ISSCC 2013, San Francisco, 110-111.

- S5 Ray, S., Hella, M. M., Hossain, M. M., Zarkesh-Ha, P., and Hayat, M. M., "Speed optimized large area avalanche photodetector in standard CMOS technology for visible light communication," Proceedings IEEE SENSORS 2014, Valencia, 2014, pp. 2147-2150.
- S6. Veerappan, C. and Charbon, E., A Low Dark Count p-i-n Diode Based SPAD in CMOS Technology," IEEE Transactions on Electron Devices **63**, 65-71 (2016).
- S7. Niclass, C. et al., T., A NIR-Sensitivity-Enhanced Single-Photon Avalanche Diode in 0.18μm CMOS. Paper presented at *Int. Image Sensor Workshop* 2015, paper 11-4.
- S8. Takai, I. et al., Single-Photon Avalanche Diode with Enhanced NIR-Sensitivity for Automotive LIDAR Systems, Sensors 16, 459 (2016).