TECHNOLOGY OFFER

SIX: Crossbar Compatible Single-Cycle In-Memristor XOR

TU Wien proposes Single-cycle In-memristor XOR (SIX), the first crossbar compatible stateful XOR operation that requires only one cycle for completion. The nucleus of the invention is a new circuit topology for memristive technology (ReRAMs), compatible with crossbar memory fabrication, that complements existing logics. The novel architecture enables performing stateful in-memory XOR logic operations in only one cycle, thus doubling the speed of stateful in-memory XOR operation compared to the state-of-the-art. The gained speed-up even scales up in more complex systems and calculations which use XOR.

BACKGROUND

With the fast approach of the end of silicon scaling (cf. Moore's Law) and existing problems such as the von-Neumann bottleneck, alternative computing paradigms are in demand.

Due to the limitations of miniaturization forecasters expect Moore’s law of exponential growth of memory size and clock frequency in computers to end by around 2025. The von-Neumann bottleneck limits the rate at which data can be transferred between the CPU and the storage unit – a fundamental limitation, known as the memory wall.

For new computer architectures, In-Memory Computation (IMC) is one of the promising solutions and memristive technology is one of the best platforms for that purpose, bypassing Moore’s law and eliminating the energy-intensive and time-consuming data movement of the von-Neumann architecture. Memristive stateful logic refers to a form of computational logic in which memristors are able to act as both storage and computing elements, which make them an excellent candidate for beyond-CMOS computing.

ADVANTAGES

- Two times faster than current XOR operations
- Crossbar compatible architecture
- Reduced power consumption
- IMC, custom AI chips
- Non-volatile memory

CONTACT:

Daniel ROTTENBERG
TU Wien
Research and Transfer Support
T: +43.1.58801.415246
daniel.rottenberg@tuwien.ac.at
www.rt.tuwien.ac.at